Computer Architecture MCQ 4th semester CS/IT

Niharika Mohanty

1) Who developed the basis a)Blaise Pascal	b) Charles Babbage	? c) John Von Neuma	d) None of the above
2) Which of the following a) CPU	is not considered as a perig	-	ll of the above
3) Which of the following a) Register	-		e of the above
4) Which of the following a) Data manipulation	operations is/are performe b) Exponential c) Squ		the above
5) Which of the following a) Decimal	g format is used to store dat b) Octal) Hexadecimal
6) Which of the followinga) Cache memory	memory of the computer is b) RAM c) ROM	s used to speed up the co d) none of the ab	
8) Computer address bus i a) Multidirectional	s - b) Bidirectional c) Unic	lirectional d).No	one of the above
9) Which of the following a) Flip Flop	circuit is used to store one b) Decoder	bit of data? c) Encoder	d) Register
10) Which of the following a) Computer parts	g is a way in which the corb) Computer architect		are connected to each other? hardware d) None of the above
11) The address in the mai	n memory is known as – ess b) Physical address	c) Memory address	d) None of the above
12) Subtraction in comput	ers is carried out by –		
a) 1's complement Which of the following a. Auxiliary memory	b) 2's complement g memory unit communica b. Main memory		d) 9's complement U? memory d.) None of the above
14) The collection of 8-bit a) Byte	s is called as b) Nibble	c) Word	d) Record
15) Which of the following a) Accumulator	g is a group of bits that tell b) Register	s the computer to perfor c) Instruction code	m a particular operation? d)None of the above
16) Where is the documen a)ROM	t temporarily stored during b) CPU	working on a documen c) RAM	t on PC? d) Flash memory
17) Where is the decoded a) Registers	instruction stored? b) MDR	c) PC	d) IR

a) Unsigned bit	called as – b) Signe	d bit	c) Flag bit	d.) None of the above
19) Which of the following a) PC	ng register can inter b) MAR	c) MDR	secondary storage? d) IR	
20) Which of the following a) CPU	ng is not considered b) Keyb		ral device? c) Monitor	d) All of the above
21) Which of the following a) MMA	ng is an essential da b) DMA		chnique? c) CAD	d) CAM
22) RISC stands for –a) Reduce Instructionc) Risk Instruction Sou			tisk Instruction Sequer None of the above	ntial Compilation
23) In which of the follow a) Chat ratio	ving term the performation b) Hit ratio		che memory is measure Copy ratio	ed? d)Data ratio
24) Which of the followir a) It stores program in c)It performs logic op	struction	b) I	nnit in the CPU? t decodes program inst None of the above	ruction
25) Which of the following a) Accumulator	ng computer registe b) Instruction Poi		result of computation? Storage register d) N	
26) Which of the following a) AND	ng building block cab) OR	an be used to	implement any combin c) NAND	national logic circuit? d) None of the above
27) What does a computea) Set of parallel lines			c) Registers	d) None of the above
28) Which of the followira)Binary addition operb) Binary addition operc) Decimal addition operd) Binary addition oper	eation for 2 decimal peration for 2 bina eration for 2 decim	inputs ary inputs al inputs		
29) Circuits that can hold a) Dynamic memory	their state as long ab) Static memory		c) Register	d) Cache
30) The minimum time do a) Cycle time	elay between two so b) Latency	uccessive men c) Delay	mory read operations in d) None of the me	
31) The drawback of build a) The large cost factor c) The Slow speed of ope	b) The in	efficient men	nory organization	

32) The fastest data a) Caches b)	access is provided of DRAM's c) SI		egisters		
33) The next level of a) Secondary storage			is c) Main mer	mory	d) Register
34) The memory blo a) Hash functions	ocks are mapped on b) Ve				d) None of the mentioned
35) During a write of a) Write latency		red block is not pr			occurs. d) Write miss
36)The method of ma) Set associative				e cache blocks	is called d) Indirect
37) In pro a) Write through	tocol the information b) Write back	•		memory.	d) None of the mentioned
38) The benefit of u a) It is cost effective	sing this approach is e b) It is highly	efficient c) It	is very reliable	d) It incre	ases the speed of operation
39) The transfer of la a) DMA controller					None of the mentioned
40) The unit which a	cts as an intermedia	te agent between n	nemory and bacl	king store to re	educe process time is
a) TLB's	b) Registers	c) Pa	ige tables		d) Cache
41). The situation what a) Data hazard		erands are not avai			d) Structural hazard
42) The fetch and ex a) Modification in pr					d) Control unit
43) The algorithm was a) LRU		ock which has not l c) Di			called LRU and ORF
44) The algorithm was a) LRU	hich removes the red b) MRU	cently used page fi c) Of		d) None	of the mentioned
others remain same,	in the case of	_	•		incremented by one and
a) Hit	b) Miss	c) De	elay	d) None	of the mentioned
46) In the case of, Z a) Registers	ero-address instruct b) Accumulat	-	erands are stored ush down stack	l in	d) Cache
47) The addressing ra) Indirect addressc) Relative addressing	sing mode	b) In	pointers is dex addressing r ffset addressing	mode	

	(s, which uses the PC instead b) Relative			with offset and direct		
49) The addressing mode a) Immediate	, where you directly specify b) Direct	y the operand valu c) Definite	ue is d) Relat	ive		
50)The effective address (a) 5+R1+R2	of the following instruction b) 5+(R1*R2)			R1]+[R2])		
a) The I/O devices and the memory share the same address space b) The I/O devices have a separate address space c) The memory and I/O devices have an associated address space d) A part of the memory is specifically set aside for the I/O operation						
52) The usual BUS structure a) Star BUS structure c) Single BUS structure						
a) Appending an extra bit	53) The system is notified of a read or write operation by a) Appending an extra bit of the address b) Enabling the read or write bits of the devices c) Raising an appropriate interrupt signal d) Sending a special signal along the BUS					
	ing the I/O devices by repeat b) Memory-mapp			d) None of the mentioned		
55) The method of synchr ready is?a) Exceptions						
56) The method which offers higher speeds of I/O transfers is a) interrupts b) Memory mapping c) Program-controlled I/O d) DMA						
57) In IEEE 32-bit representations, the mantissa of the fraction is said to occupy bits. a) 24						
	the string of digits is called b) Determinant	c) Man	tissa	d) Exponent		
59)If the decimal point is placed to the right of the first significant digit, then the number is called a) Orthogonal b) Normalized c) Determinate d) None of the mentioned						
60) In double precision for a) 32 bit	ormat, the size of the mantisb) 52 bit	ssa is c) 64 bi	t	d) 72 bit		
61) We make use ofa) Flip flops	circuits to implement m b) Combinatorial		adders	d) None of the mentioned		
62) The multiplier is store a) PC Register	ed in b) Shift register	c) Cach	ie	d) None of the mentioned		

63) The is used to a) Controller	coordinate the operation o b) Coordinator		encer d) None of the mentioned
64)The multiplicand and the a) MUX The bits 1 & 1 are recorded a) -1	b) DEMUX	c) Encoder	r via d) Decoder d) both -1 and 0
65) CSA stands for? a) Computer Speed Addi c) Computer Service Arch		b) Carry Save Addition d) None of the mentioned	
	ture aimed at reducing the b) RISC	time of execution of instru c) ISA	ctions is d) ANNA
		n developed to reduce the _ c) Semantic gap	
68) Which of the architecte a) CISC	ure is power efficient? b) RISC	c) ISA	d) IANA
69) The ROM chips are ma a) System files	ainly used to store b) Root directories	c) Boot files	d) Driver files
70) The disadvantage of that a) The high cost factor c) The low speed of operations.	b) The low effici	ency emove the chip physically	to reprogram it
71) In micro-programmed a) Machine instructions			d) None of the mentioned
		control sequence is called _ n c) Micro procedu	d) None of the mentioned
73) Individual control wor a) Micro task			etion d) Micro command
74) Every time a new instr a) Starting address gener		e output of is loa c) Linker	ded into UPC. d) Clock
75) The special memory u	ised to store the micro rout b) Control store	ines of a computer is c) Control mart	d) Control shop
76) The small extremely fa	ast RAM is called as b) Heaps	c) Accumulators	d) Stacks
77) To organize large men a) Integrated chips	nory chips we make use of b) Upgraded hard		ules d) None of the mentioned
78) The chip can be disable a) Chip select	ed or cut off from an exter b) LOCK	nal connection using c) ACPT	– d) RESET

a) Stalls	b) Bubbles	c) Hazards	d) Both Stalls and Bubbles
80) The contention for a) Structural hazard	the usage of a hardware d b) Stalk	evice is called c) Deadlock	d) None of the mentioned
81) The stalling of the a) Control hazard		vailability of the instructions hazard c) Input hazard	is called asd None of the mentioned
	by te of the word by T	ore a number, the sign bit of The lower order byte of the was None of the mentioned	the number is stored in vord
83) To get the physica a) MAR		address generated by CPU w c) Overlays	d) TLB
84) The smallest entity a) Cell	y of memory is called b) Block	c) Instance	d) Unit
85) The collection of ta) Block	he above mentioned entition b) Set	es where data is stored is call c) Word	d) Byte
86) The type of memo	ry assignment used in Inte b) Big Endian	l processors is c) Medium Endian	d) None of the mentioned
87) RTN stands for _a) Register Transfer c) Regular Transmissi	Notation	b) Register Transmissio d) Regular Transfer No	
a) Instruction decodinb) Instruction fetch ac) Instruction execution	nd instruction execution	re	
89) When using Brand	ching, the usual sequencing	g of the PC is altered. A new	instruction is loaded which is called as
a) Branch target	b) Loop target	c) Forward target	d) Jump instruction
90) The condition flag a) The operation has r c) The result is zero	Z is set to 1 to indicateesulted in an error	b) The operati	on requires an interrupt call empty register available
91) The stack frame for a) Main memory	or each subroutine is present b) System Heap	nt in c) Processor Stack	d) None of the mentioned
a) Fast data transfersb) Cost effective conn	ectivity and ease of attac		

		ata transfer speeds of various devices c) Multiple Buses				
94) The bus used to conne a) PCI bus	ct the monitor to the CPU i b) SCSI bus	c) Memory bus	d) Rambus			
		ollectively placed and referred as _ c) Register Block				
96) The main advantage of multiple bus organization over a single bus is a) Reduction in the number of cycles for execution b) Increase in size of the registers c) Better Connectivity d) None of the mentioned						
97) Write through technique is used in which memory for updating the data a) Virtual Memory b) Auxiliary memory c) Main memory d) Cache memory						
98) The main memory in a personal computer is made of a) Static RAM b) Both c and d c) Cache memory d) Dynamic RAM						
99) The operation executed on data stored in registers is called a) Micro operation b) Bit operation c) macro operation d) Byte operation						
	100) The time interval between adjacent bits is called the a) Word time b) Turnaround time c) Bit time d) slice time					